: - 4+ years of design verification experience - 2+ years of OOP coding experience (System Verilog, SpecmanE or C++) and SV Assertions - Strong Familiarity