Design Verification - UVM /OVM based methodology 1. Experience in RAL, UVM and SVA(System Verilog Assertions) 2. Need to lead a team of 4 people, with client